Design and Synthesis of Binary Ldpc Decoder
نویسنده
چکیده
This paper is aimed to optimize the binary LDPC decoder which has been shown to outperform commonly used codes for many communications and storage channels. Currently proposed binary LDPC decoder architectures have very high rates close to the channel capacity for the large code word length, in this research work we had presented a decoding algorithm based on belief propagation and provide details of the hardware resources required for an implementation with synthesis result for decoder.
منابع مشابه
Decoder FPGA Implementation
—The non-binary Low Density Parity Check (LDPC) codes over Galois Fields GF(q = 2) have evolved from the binary LDPC codes that are today an industry standard for channel coding. The performance of short block length codes is significantly higher for non-binary LDPC, at the cost of increased decoding complexity. The efficient decoder hardware implementation is still a challenging task. Most of...
متن کاملModification in the Construction of Non-Binary LDPC Decoder using Stochastic Computation
Low-Density Parity Check (LDPC) codes are linear block codes which perform closer to Shannon‟s limit. It is defined by the parity check matrix (PCM) which contains only a few ones in comparison to the number of zeros (sparsity). Stochastic based computation is a method to design lowprecision digital circuits. In stochastic computing, probabilities are encoded by random sequences of bits. In thi...
متن کاملField-Programmable Gate-Array (FPGA) Implementation of Low-Density Parity-Check (LDPC) Decoder in Digital Video Broadcasting – Second Generation Satellite (DVB-S2)
In recent years, LDPC codes are gaining a lot of attention among researchers. Its near-Shannon performance combined with its highly parallel architecture and lesser complexitycompared to Turbo-codes has made LDPC codes one of the most popular forward errorcorrection (FEC) codes in most of the recently ratified wireless communication standards.This thesis focuses on one of these ...
متن کاملPerformance Analysis and Implementation for Nonbinary Quasi-cyclic Ldpc Decoder Architecture
Non-binary low-density parity check (NB-LDPC) codes are an extension of binary LDPC codes with significantly better performance. Although various kinds of low-complexity iterative decoding algorithms have been proposed, there is a big challenge for VLSI implementation of NBLDPC decoders due to its high complexity and long latency. In this brief, highly efficient check node processing scheme, wh...
متن کاملArchitecture of a low-complexity non-binary LDPC decoder for high order fields
In this paper, we propose a hardware implementation of the EMS decoding algorithm for non-binary LDPC codes, presented in [10]. To the knowledge of the authors this is the first implementation of a GF(q) LDPC decoder for high order fields (q ≥ 64). The originality of the proposed architecture is that it takes into account the memory problem of the nonbinary LDPC decoders, together with a signif...
متن کامل